Amendments to the Claims:

This listing of claims will replace all prior versions and listings of claims in

the application:

Listing of the Claims:

1. (Currently Amended) A circuit comprising:

a signal input to receive a signal;

a buffer circuit to receive the signal input and to generate a buffer circuit

output; and

a voltage following circuit comprising a first amplifier coupled to a first

transistor and a second amplifier coupled to a second transistor, the voltage

following circuit to receive the signal input and to generate a voltage following

output wherein the buffer circuit output and the voltage following circuit output

are coupled to a circuit output node.

2. (Currently Amended) The circuit of claim 1 wherein the voltage following

circuit comprises a the first amplifier, including a positive input, a negative input

and an output, and, a the first transistor comprising an NMOS transistor

including a gate, a source and a drain, the positive input of the first amplifier

being coupled to receive the input signal, the negative input of the first amplifier

being coupled to the source of the NMOS transistor, the output of the first

amplifier being coupled to the gate of the NMOS transistor, the drain of the

NMOS transistor being coupled to a positive supply voltage, and the source of

the NMOS transistor being coupled to the circuit output node, and

Appln. No. 10/665,300 Amdt. Dated 09/01/2004 Reply to Office action of April 5, 2004 a <u>the</u> second amplifier, including a positive input, a negative input and an output, and, a <u>the second transistor comprising a</u> PMOS transistor, including a gate, a source and a drain, the positive input of the second amplifier being coupled to receive the input signal, the negative input of the second amplifier being coupled to the source of the PMOS transistor, the output of the second amplifier being coupled to the gate of the PMOS transistor, the drain of the PMOS transistor being coupled to a supply voltage less than the positive supply voltage, and the source of the PMOS transistor being coupled to the circuit output node.

- 3. (Original) The circuit of claim 2 wherein the positive input of the first amplifier is coupled to the signal input through a first output level based buffer impedance modulator circuit and the positive input of the second amplifier is coupled to the signal input through a second output level based buffer impedance modulator circuit.
- 4. (Currently Amended) The circuit of claim 1 wherein the voltage following circuit comprises a the first transistor comprising an NMOS transistor including a gate, a source and a drain, the gate being coupled to receive the input signal, the drain being coupled to a positive supply voltage, and the source being coupled to the circuit output node, and
- a the second transistor comprising a PMOS transistor including a gate, a source and a drain, the gate being coupled to receive the input signal, the drain being coupled to a supply voltage less than the positive supply voltage, and the source being coupled to the source of the NMOS transistor and the circuit output node.

5. (Canceled)

6. (Original) The circuit of claim 1 wherein the circuit is part of a signal

distribution system.

7. (Currently Amended) The circuit of claim 6 wherein the circuit is a

repeater circuit in a the signal distribution system.

8. (Currently Amended) The circuit of claim 6 wherein the circuit is a

second buffer circuit at a distribution junction of the signal distribution system.

9. (Original) The circuit of claim 1 wherein the circuit is part of a large scale

integrated circuit.

10. (Canceled)

11. (Currently Amended) A method of buffering an input signal comprising:

receiving the input signal;

generating an output signal to follow the voltage of the input signal

including amplifying the input signal;

generating a buffered signal; and

coupling the buffered signal to the output signal to generate a buffered

output signal.

12. (Original) The method of claim 13 wherein generating the output signal

comprises

generating a high output signal when the input signal is high, and

generating a low output signal when the input signal is low.

- 13. (Currently Amended) The method of claim 12 wherein generating the high output signal includes generating the high output signal substantially independent of having less influence from power supply noise and more dependence on the input signal and generating the low output signal substantially independent of having less influence from power supply noise and more dependence on the input signal.
- 14. (Original) The method of claim 11 wherein generating the buffered signal comprises

inverting the signal to generate an intermediate signal; and inverting the intermediate signal to generate the buffered signal.

15. (Currently Amended) A means for buffering an input signal comprising: means for receiving the input signal;

means for generating an output signal to follow the voltage of the input signal including means for amplifying the input signal;

means for generating a buffered signal; and

means for coupling the buffered signal to the voltage following output signal to generate a buffered output signal.

16. (Original) The means of claim 15 wherein the means for generating a voltage following output signal comprises

means for generating a high output signal when the input signal is high, and

means for generating a low output signal when the signal is low.

17. (Currently Amended) The means of claim 16 wherein the means for generating the high output signal comprises means for generating a high output signal substantially independent of having less influence from power supply noise and the means for generating the low output signal comprises means for generating a low output signal substantially independent of having less influence from power supply noise and more dependence on the input signal.

18. (Original) The means of claim 15 wherein the means for generating the buffered signal comprises

means for inverting the signal to generate an intermediate signal; and means for inverting the intermediate signal to generate the buffered signal.

19. (Currently Amended) A system comprising:

a microprocessor comprising a circuit including

a signal input to receive a signal;

a buffer circuit to receive the signal input and to generate a buffer circuit output; and

a voltage following circuit comprising a first amplifier coupled to a first transistor and a second amplifier coupled to a second transistor, the voltage following circuit to receive the signal input and to generate a voltage following output wherein the buffer circuit output and the voltage following circuit output are coupled to a circuit output node.

20. (Currently Amended) The system of claim 19 wherein the voltage following circuit comprises a the first amplifier, including a positive input, a negative input and an output, and, a the first transistor comprising an NMOS transistor including a gate, a source and a drain, the positive input of the first amplifier being coupled to receive the input signal, the negative input of the first amplifier being coupled to the source of the NMOS transistor, the output of the first amplifier being coupled to the gate of the NMOS transistor, the drain of the NMOS transistor being coupled to a positive supply voltage, and the source of the NMOS transistor being coupled to the circuit output node, and

a the second amplifier, including a positive input, a negative input and an output, and, a the second transistor comprising a PMOS transistor, including a gate, a source and a drain, the positive input of the second amplifier being coupled to receive the input signal, the negative input of the second amplifier being coupled to the source of the PMOS transistor, the output of the second amplifier being coupled to the gate of the PMOS transistor, the drain of the

Appln. No. 10/665,300

Amdt. Dated

-2-

PMOS transistor being coupled to a supply voltage less than the positive supply

voltage, and the source of the PMOS transistor being coupled to the circuit

output node.

21. (Currently Amended) The circuit of claim 19 wherein the voltage

following circuit comprises a the first transistor comprising an NMOS transistor

including a gate, a source and a drain, the gate being coupled to receive the input

signal, the drain being coupled to a positive supply voltage, and the source being

coupled to the circuit output node, and

a the second transistor comprising a PMOS transistor including a gate, a

source and a drain, the gate being coupled to receive the input signal, the drain

being coupled to a supply voltage less than the positive supply voltage, and the

source being coupled to the source of the NMOS transistor and the circuit output

node.

22. (Currently Amended) A machine-readable medium having stored

thereon instructions, which when executed by a set of processors, cause said set

of processors to perform the following:

receive an input signal;

generate an output signal to follow the voltage of the input signal and

amplify the input signal;

generate a buffered signal; and

couple the buffered signal to the output signal to generate a buffered

output signal.

Appln. No. xxxx Amdt. Dated ____

- 23. (Original) The machine readable medium of claim 22 wherein the instructions to generate an output signal comprise instructions to generate a high output signal when the input signal is high, and generate a low output signal when the input signal is low.
- 24. (Original) The machine readable medium of claim 23 wherein instructions to generate the high output signal includes instructions to generate the high output signal substantially independent of power supply noise and wherein the instructions to generate the low output signal includes instructions to generate the low output signal substantially independent of power supply noise.
- 25. (Original) The machine readable medium of claim 22 wherein the instructions to generate the buffered signal comprise instructions to invert the input signal to produce an intermediate signal; and invert the intermediate signal to generate the buffered signal.

Appln. No. xxxx

Amdt. Dated _____

Reply to Office action of xxxx